A Reconfigurable Parallel Hardware Implementation of the Self-Tuning Regulator
-
Published:2013-12
Issue:4
Volume:6
Page:1-21
-
ISSN:1936-7406
-
Container-title:ACM Transactions on Reconfigurable Technology and Systems
-
language:en
-
Short-container-title:ACM Trans. Reconfigurable Technol. Syst.
Author:
Ananthan T.1,
Vaidyan M. V.1
Affiliation:
1. National Institute of Technology Calicut
Abstract
The self-tuning regulator (STR) is a popular adaptive control algorithm. A high-performance computer is required for its implementation due to the heavy online computational burden. To extend STR for more real-time applications, a parallel hardware implementation on a low-cost reconfigurable computer is presented. The hardware was incorporated with multistage matrix multiplication (MMM) and trace technique to enhance the processing speed. This design was deeply pipelined to achieve high throughput. The algorithm was prototyped on a Xilinx field-programmable gate array (FPGA) device with a maximum operating frequency of 210.436 MHz. Application-specific integrated circuit (ASIC) implementation of STR was reported.
Funder
Special Man Power Development Program (SMDP) II
Department of Electronics and Information Technology, Ministry of Communications and Information Technology
Publisher
Association for Computing Machinery (ACM)
Subject
General Computer Science
Reference31 articles.
1. On self tuning regulators
2. Karl Johan Aström and Bjorn Wittenmark. 2001. Adaptive Control 2nd. Ed. Pearson Education Pte Ltd Delhi India. Karl Johan Aström and Bjorn Wittenmark. 2001. Adaptive Control 2nd. Ed. Pearson Education Pte Ltd Delhi India.
3. Developments in industrial applications of self-tuning control