1. Phase coupled operation assignment for VLIW processors with distributed register files
2. A. Cilio H. Schot J. Janssen and P. Jääskeläinen. 2014. Architecture definition file: Processor architecture definition file format for a new tta design framework. (2014). http://tce.cs.tut.fi/specs/ADF.pdf A. Cilio H. Schot J. Janssen and P. Jääskeläinen. 2014. Architecture definition file: Processor architecture definition file format for a new tta design framework. (2014). http://tce.cs.tut.fi/specs/ADF.pdf
3. Henk Corporaal. 1995. Transport Triggered Architectures: Design and Evaluation. Ph.D. Dissertation. Delft University of Technology. Henk Corporaal. 1995. Transport Triggered Architectures: Design and Evaluation. Ph.D. Dissertation. Delft University of Technology.
4. Rehan Hameed Wajahat Qadeer Megan Wachs Omid Azizi Alex Solomatnikov Benjamin C. Lee Stephen Richardson Christos Kozyrakis and Mark Horowitz. 2010. Understanding Sources of Inefficiency in General-purpose Chips. SIGARCH Comput. Archit. News (2010). 10.1145/1816038.1815968 Rehan Hameed Wajahat Qadeer Megan Wachs Omid Azizi Alex Solomatnikov Benjamin C. Lee Stephen Richardson Christos Kozyrakis and Mark Horowitz. 2010. Understanding Sources of Inefficiency in General-purpose Chips. SIGARCH Comput. Archit. News (2010). 10.1145/1816038.1815968
5. Y. He D. She B. Mesman and H. Corporaal. 2011. MOVE-Pro: A low power and high code density TTA architecture. In SAMOS. Y. He D. She B. Mesman and H. Corporaal. 2011. MOVE-Pro: A low power and high code density TTA architecture. In SAMOS.