Affiliation:
1. University of California at Los Angeles
Abstract
While sizing has been studied for over three decades, the absence of a common framework with which to compare methods has made progress difficult to measure. In this article, we compare popular sizing techniques in which gates are chosen from a discrete standard cell library and slew and interconnect effects are accounted for. The difference between sizing methods reduces from roughly 53% to 8% between best and worst case after slew propagation is taken into account. In our benchmarks, no one sizing technique consistently outperforms the others.
Funder
Division of Computing and Communication Foundations
Publisher
Association for Computing Machinery (ACM)
Subject
Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Computer Science Applications
Reference19 articles.
1. Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation
2. Linear programming for sizing, Vth and Vdd assignment
3. RT-level ITC'99 benchmarks and first ATPG results
4. Coudert O. 1997. Gate sizing for constrained delay/power/area optimization. IEEE Trans. VLSI Syst. 10.1109/92.645073 Coudert O. 1997. Gate sizing for constrained delay/power/area optimization. IEEE Trans. VLSI Syst. 10.1109/92.645073
Cited by
7 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Efficient and Accurate ECO Leakage Optimization Framework With GNN and Bidirectional LSTM;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2023-09
2. ECO-GNN: Signoff Power Prediction using Graph Neural Networks with Subgraph Approximation;ACM Transactions on Design Automation of Electronic Systems;2022-10-27
3. A Graph Neural Network Method for Fast ECO Leakage Power Optimization;2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC);2022-01-17
4. Circuit Optimization for 2D and 3D ICs with Machine Learning;Machine Learning Applications in Electronic Design Automation;2022
5. A fast learning-driven signoff power optimization framework;Proceedings of the 39th International Conference on Computer-Aided Design;2020-11-02