Metrics-to-Methods: Decisive Reverse Engineering Metrics for Resilient Logic Locking-Reference-Cited by-同舟云学术

Metrics-to-Methods: Decisive Reverse Engineering Metrics for Resilient Logic Locking

Published:2023-06-05 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the Great Lakes Symposium on VLSI 2023
language:
Short-container-title:

Author:

Rahman Mohammad Sazadur¹^ORCID,Zamiri Azar Kimia¹^ORCID,Farahmandi Farimah¹^ORCID,Mardani Kamali Hadi¹^ORCID

Affiliation:

1. University of Florida, Gainesville, FL, USA

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3583781.3590273

Reference35 articles.

1. A. Jain etal 2020. Atpg-guided fault injection attacks on logic locking. In 2020 IEEE Physical Assurance and Inspection of Electronics (PAINE). IEEE 1--6. A. Jain et al. 2020. Atpg-guided fault injection attacks on logic locking. In 2020 IEEE Physical Assurance and Inspection of Electronics (PAINE). IEEE 1--6.

2. TAAL

3. C. McDonald etal 2008. An algebraic analysis of Trivium ciphers based on the boolean satisfiability problem. In Int'l Workshop on Boolean Functions. 173--184. C. McDonald et al. 2008. An algebraic analysis of Trivium ciphers based on the boolean satisfiability problem. In Int'l Workshop on Boolean Functions. 173--184.

4. E. Nudelman etal 2004. Understanding Random SAT: Beyond the Clauses-to-Variables Ratio. In Int'l Conf. on PPCP. 438--452. E. Nudelman et al. 2004. Understanding Random SAT: Beyond the Clauses-to-Variables Ratio. In Int'l Conf. on PPCP. 438--452.

5. H. M. Kamali 2018 . Lut-lock: A novel lut-based logic obfuscation for fpga-bitstream and asic-hardware protection . In IEEE Symposium on VLSI (ISVLSI). IEEE, 405--410 . H. M. Kamali et al. 2018. Lut-lock: A novel lut-based logic obfuscation for fpga-bitstream and asic-hardware protection. In IEEE Symposium on VLSI (ISVLSI). IEEE, 405--410.

Cited by 1 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Fundamentals of Logic Locking;Understanding Logic Locking;2023-06-26