1. 2011. NCSU EDA FreePDK45 . http://www.eda.ncsu.edu/wiki/FreePDK45 2011. NCSU EDA FreePDK45. http://www.eda.ncsu.edu/wiki/FreePDK45
2. MR-PIPA: An Integrated Multilevel RRAM (HfOx)-Based Processing-In-Pixel Accelerator;Abedin Minhaz;IEEE JxCDC,2022
3. Shaahin Angizi , Sepehr Tabrizchi , and Arman Roohi . 2022 . Pisa: A binary-weight processing-in-sensor accelerator for edge image processing. arXiv preprint arXiv:2202.09035 (2022). Shaahin Angizi, Sepehr Tabrizchi, and Arman Roohi. 2022. Pisa: A binary-weight processing-in-sensor accelerator for edge image processing. arXiv preprint arXiv:2202.09035 (2022).
4. Nagadastagiri Challapalle , Karthik Swaminathan , Nandhini Chandramoorthy , and Vijaykrishnan Narayanan . 2021. Crossbar based processing in memory accelerator architecture for graph convolutional networks . In ICCAD. IEEE , 1--9. Nagadastagiri Challapalle, Karthik Swaminathan, Nandhini Chandramoorthy, and Vijaykrishnan Narayanan. 2021. Crossbar based processing in memory accelerator architecture for graph convolutional networks. In ICCAD. IEEE, 1--9.
5. Ligang Gao et al. 2012. Analog-input analog-weight dot-product operation with Ag/a-Si/Pt memristive devices. In VLSI-SoC. IEEE 88--93. Ligang Gao et al. 2012. Analog-input analog-weight dot-product operation with Ag/a-Si/Pt memristive devices. In VLSI-SoC. IEEE 88--93.