An Implication-based Test Scheme for Both Diagnosis and Concurrent Error Detection Applications
-
Published:2020-01-29
Issue:1
Volume:25
Page:1-27
-
ISSN:1084-4309
-
Container-title:ACM Transactions on Design Automation of Electronic Systems
-
language:en
-
Short-container-title:ACM Trans. Des. Autom. Electron. Syst.
Author:
Wang Chih-Hao1,
Hsieh Tong-Yu1
Affiliation:
1. National Sun Yat-sen University, Kaohsiung, Taiwan, R.O.C
Abstract
This article describes a diagnosis-aware hybrid concurrent error detection (
DAH-CED
) scheme that can facilitate both off-line and on-line test applications. By using the proposed scheme, not only the probability of detecting errors (on-line) but also the diagnosability of the target circuit (off-line) can be significantly enhanced. The proposed scheme combines the implication-based method with the parity check method. In particular, novel algorithms are developed to identify specific implications for enhancing the diagnosability for the modeled faults proactively. Furthermore, a reduction algorithm is also presented to minimize the number of the employed implications, while no loss on probability of detecting errors and diagnosability is also guaranteed. To the best of our knowledge, this issue is not addressed in the literature. To validate the proposed scheme, not only stuck-at faults but also transition faults are considered to simulate the timing-related errors. The experimental results on nine ITC’99 benchmark circuits show that the diagnosability for stuck-at (transition) faults is enhanced by 6.88% (7.78%) by applying the proposed scheme. As for the probability of detecting errors, 97.73% (97.10%) is achieved for errors caused by stuck-at (transition) faults. Moreover, only 3.11% of implications are needed.
Funder
Ministry of Science and Technology of Taiwan
Publisher
Association for Computing Machinery (ACM)
Subject
Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Computer Science Applications
Reference36 articles.
1. Reliability Challenges and System Performance at the Architecture Level
2. Laung-Terng Wang Charles E. Stroud and Nur A. Touba. 2008. System on Chip Test Architectures Morgan Kaufmann. Laung-Terng Wang Charles E. Stroud and Nur A. Touba. 2008. System on Chip Test Architectures Morgan Kaufmann.
3. Logic synthesis of multilevel circuits with concurrent error detection;Touba Nur A.;IEEE Trans. Comput-Aid. Des. Integr. Circ. Syst.,1997
4. A cost effective approach for online error detection using invariant relationships;Alves Nuno;IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst.,2010
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献