1. A FPGA friendly 32 bit RISC-V CPU implementation. https://github.com/SpinalHDL/VexRiscv.
2. Language engineering for everyone. https://eclipse.dev/Xtext/.
3. Mirror of the now discontinued ORCA RISC-V processor from Vector-Blox. https://github.com/cahz/orca.
4. PicoRV32 - A Size-Optimized RISC-V CPU. https://github.com/YosysHQ/picorv32.
5. RISC-V CPU simple 3-stage pipeline for low-end applications. https://github.com/bluespec/Piccolo.