ACES: Accelerating Sparse Matrix Multiplication with Adaptive Execution Flow and Concurrency-Aware Cache Optimizations-Reference-Cited by-同舟云学术

ACES: Accelerating Sparse Matrix Multiplication with Adaptive Execution Flow and Concurrency-Aware Cache Optimizations

Published:2024-04-27 Issue: Volume:5 Page:71-85
ISSN:
Container-title:Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3
language:
Short-container-title:

Author:

Lu Xiaoyang¹^ORCID,Long Boyu²^ORCID,Chen Xiaoming³^ORCID,Han Yinhe³^ORCID,Sun Xian-He⁴^ORCID

Affiliation:

1. Illinois Institute of Technology, Chicago, United States of America

2. Institute of Computing Technology, Chinese Academy of Sciences, University of Chinese Academy of Sciences, Beijing, China

3. Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China

4. Illinois Institute of Technology, Chicago, USA

Funder

NSF (National Science Foundation)

National Key Research and Development Program of China

Strategic Priority Research Program of the Chinese Academy of Sciences

National Natural Science Foundation of China

Key Research Program of Frontier Science, Chinese Academy of Sciences

Publisher

ACM

Reference63 articles.

1. Amit Agarwal, Kaushik Roy, and TN Vijaykumar. Exploring high bandwidth pipelined cache architecture for scaled technology. In Proceedings of the conference on Design, Automation and Test in Europe-Volume 1, page 10778. IEEE Computer Society, 2003.

2. Stop Crying Over Your Cache Miss Rate

3. Rajeev Balasubramonian, Andrew B Kahng, Naveen Muralimanohar, Ali Shafiee, and Vaishnav Srinivas. CACTI 7: New tools for interconnect exploration in innovative off-chip memories. ACM Transactions on Architecture and Code Optimization (TACO), 14(2):1--25, 2017.

4. A study of replacement algorithms for a virtual-storage computer

5. SlimSell: A Vectorizable Graph Representation for Breadth-First Search