1. IEC/IEEE International Standard - Verilog(R) Register Transfer Level Synthesis. IEEE/IEC 62142 2005.
2. IEEE Standard for SystemVerilog --- Unified Hardware Design, Specification, and Verification Language. IEEE Std. 1800, 2017.
3. IEEE Standard for VHDL Language Reference Manual. IEEE Std. 1076, 2019.
4. IEEE Standard for Universal Verification Methodology Language Reference Manual. IEEE Std. 1800.2 2020.
5. Baleegh Ahmad, Shailja Thakur, Benjamin Tan, Ramesh Karri, and Hammond Pearce. Fixing Hardware Security Bugs with Large Language Models. arXiv preprint arXiv:2302.01215, 2023.