Efficient, Distributed, and Non-Speculative Multi-Address Atomic Operations-Reference-Cited by-同舟云学术

Efficient, Distributed, and Non-Speculative Multi-Address Atomic Operations

Published:2021-10-17 Issue: Volume: Page:
ISSN:
Container-title:MICRO-54: 54th Annual IEEE/ACM International Symposium on Microarchitecture
language:
Short-container-title:

Author:

Gómez-Hernández Eduardo José¹,Cebrian Juan M.¹,Titos-Gil Rubén¹,Kaxiras Stefanos²,Ros Alberto¹

Affiliation:

1. University of Murcia, Spain

2. Uppsala University, Sweden

Funder

European Research Council (ERC)

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3466752.3480073

Reference51 articles.

1. [n.d.]. Ice Lake (client) - Microarchitectures - Intel. https://en.wikichip.org/wiki/intel/microarchitectures/ice_lake_(client) [n.d.]. Ice Lake (client) - Microarchitectures - Intel. https://en.wikichip.org/wiki/intel/microarchitectures/ice_lake_(client)

2. [n.d.]. A lock-free work-stealing deque. https://github.com/ssbl/concurrent-deque [n.d.]. A lock-free work-stealing deque. https://github.com/ssbl/concurrent-deque

3. uops.info

4. S. Afshar M. Behnam R.J. Bril and T. Nolte. 2017. Per processor spin-based protocols for multiprocessor real-time systems. Leibniz Transactions on Embedded Systems(2017). S. Afshar M. Behnam R.J. Bril and T. Nolte. 2017. Per processor spin-based protocols for multiprocessor real-time systems. Leibniz Transactions on Embedded Systems(2017).

5. Universal constructions for multi-object operations

Cited by 2 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. ScaleCache: A Scalable Page Cache for Multiple Solid-State Drives;Proceedings of the Nineteenth European Conference on Computer Systems;2024-04-22

2. Achieving Forward Progress Guarantee in Small Hardware Transactions;IEEE Computer Architecture Letters;2024-01