A Survey on Memory-centric Computer Architectures-Reference-Cited by-同舟云学术

A Survey on Memory-centric Computer Architectures

Published:2022-10-25 Issue:4 Volume:18 Page:1-50
ISSN:1550-4832
Container-title:ACM Journal on Emerging Technologies in Computing Systems
language:en
Short-container-title:J. Emerg. Technol. Comput. Syst.

Author:

Gebregiorgis Anteneh¹^ORCID,Du Nguyen Hoang Anh¹^ORCID,Yu Jintao¹^ORCID,Bishnoi Rajendra¹^ORCID,Taouil Mottaqiallah¹^ORCID,Catthoor Francky²^ORCID,Hamdioui Said¹^ORCID

Affiliation:

1. Delft University of Technology, Delft, The Netherlands

2. Inter-university Micro-Electronics Center (IMEC), Leuven, Belgium

Abstract

Faster and cheaper computers have been constantly demanding technological and architectural improvements. However, current technology is suffering from three technology walls: leakage wall, reliability wall, and cost wall. Meanwhile, existing architecture performance is also saturating due to three well-known architecture walls: memory wall, power wall, and instruction-level parallelism (ILP) wall. Hence, a lot of novel technologies and architectures have been introduced and developed intensively. Our previous work has presented a comprehensive classification and broad overview of memory-centric computer architectures. In this article, we aim to discuss the most important classes of memory-centric architectures thoroughly and evaluate their advantages and disadvantages. Moreover, for each class, the article provides a comprehensive survey on memory-centric architectures available in the literature.

Funder

European Union’s Horizon 2020 research and innovation programme

Publisher

Association for Computing Machinery (ACM)

Subject

Electrical and Electronic Engineering,Hardware and Architecture,Software

Link

https://dl.acm.org/doi/pdf/10.1145/3544974

Reference208 articles.

1. Shaizeen Aga, Supreet Jeloka, Arun Subramaniyan, Satish Narayanasamy, David Blaauw, and Reetuparna Das. 2017. Compute caches. In IEEE International Symposium on High Performance Computer Architecture (HPCA’17). IEEE, 481–492.

2. Junwhan Ahn, Sungpack Hong, Sungjoo Yoo, Onur Mutlu, and Kiyoung Choi. 2015. A scalable processing-in-memory accelerator for parallel graph processing. In 42nd Annual International Symposium on Computer Architecture. 105–117.

3. Junwhan Ahn, Sungjoo Yoo, Onur Mutlu, and Kiyoung Choi. 2015. PIM-enabled instructions: A low-overhead, locality-aware processing-in-memory architecture. In International Symposium on Computer Architecture (ISCA’15). 336–348.

4. Efficient string matching

5. In-Memory Low-Cost Bit-Serial Addition Using Commodity DRAM Technology

Cited by 14 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Design of Optoelectronic In-Sensor Computing Circuit Based on Memristive Crossbar Array for In Situ Edge Extraction;IEEE Transactions on Circuits and Systems I: Regular Papers;2024-07

2. Neural architecture search for in-memory computing-based deep learning accelerators;Nature Reviews Electrical Engineering;2024-05-20

3. A Hardware Instruction Generation Mechanism for Energy-Efficient Computational Memories;2024 IEEE International Symposium on Circuits and Systems (ISCAS);2024-05-19

4. Toward Energy-efficient STT-MRAM-based Near Memory Computing Architecture for Embedded Systems;ACM Transactions on Embedded Computing Systems;2024-04-25

5. Improvement of Multilevel Memory Performance of MnTe Thin Films by Ta Doping;ACS Applied Materials & Interfaces;2024-03-27