1. (2) S. Borkar : “3D-Technology-A System Perspective”, International 3D- System Integration Conference, pp. 1-14 (2008)
2. (3) K. F. Yang, T. J. Wu, W. C. Chiou, M. F. Chen, Y. C. Lin, F. W. Tsai, C. C. Hsieh, C. H. Chang, W. J. Wu, Y. H. Chen, T. Y. Chen, H. R. Wang, I. C. Lin, S. B. Jan, R. D. Wang, Y. J. Lu, Y. C. Shih, H. A. Teng, C. S. Tsai, M. N. Chang, K. Chen, S. Y. Hou, S. P. Jeng, and C. H. Yu : “Yield and Reliability of 3DIC Technology for Advanced 28 nm Node and Beyond”, Proc. VLSIT 2011 Symposium, pp. 140-141 (2011)
3. (4) A. Jourdain, S. Stoukatch, P. De Moor, W. Ruythooren, S. Pargfriender, B. Swinnen, and E. Beyne : “Simultaneous Cu-Cu and Compliant Dielectric Bonding for 3D Stacking of ICs”, Proc. IITC, pp. 207-209 (2007)
4. (5) F. Liu, R. R. Yu, A. M. Young, J. P. Doyle, X. Wang, L. Shi, K.-N. Chen, X. Li, D. A. Dipaola, D. Brown, C. T. Ryan, J. A. Hagan, K. H. Wong, M. Lu, X. Gu, N. R. Klymko, E. D. Perfecto, A. G. Merryman, K. A. Kelly, S. Purushothaman, S. J. Koester, R. Wisnieff, and W. Haensch : “A 300-mm Wafer-Level Three-Dimensional Integration Scheme Using Tungsten Through-Silicon Via and Hybrid Cu-Adhesive Bonding”, IEDM Tech. Dig., pp. 588-591 (2008)
5. (6) A. Takano, M. Sunohara, M. Higashi, I. Hayakawa, K. Ohta, and Y. Sasajima : “Development of Si Interposer with Low Inductance Decoupling Capacitor”, Proc. ECTC 61st, pp. 849-854 (2011)