1. (1) H. Nakamura, K. Nakamura, S. Kusunoki, H. Takahashi, Y. Tomomatsu, and M. Harada : “Wide cell pitch 1200 V NPT CSTBTs with short circuit ruggedness”, Proceedings of the 13th International Symposium on Power Semiconductor Devices & IC’s (ISPSD), Osaka, Japan, pp. 299-302 (2001)
2. (2) K. Nakamura, S. Kusunoki, H. Nakamura, Y. Ishimura, Y. Tomomatsu, and T. Minato : “Advanced wide cell pitch CSTBTs having light punch-through (LPT) structures”, Proceedings of the 14th International Symposium on Power Semiconductor Devices & IC’s, Sante Fe, NM, USA, pp. 277-280 (2002)
3. (3) K. Ohi, et al.: “Ultra low miller capacitance trench-gate IGBT with the split gate structure”, Proceedings of the 27th International Symposium on Power Semiconductor Devices & IC’s (ISPSD), Hong Kong, China, pp. 25-28 (2015)
4. (4) M. Sawada, K. Ohi, Y. Ikura, Y. Onozawa, M. Otsuki, and Y. Nabetani : “Trench shielded gate concept for improved switching performance with the low miller capacitance”, Proceedings of the 28th International Symposium on Power Semiconductor Devices & IC’s (ISPSD), Prague, Czech Republic, pp. 207-210 (2016)
5. (5) M. Sawada, et al.: “Hole path concept for low switching loss and low EMI noise with high IE-effect”, Proceedings of the 29th International Symposium on Power Semiconductor Devices & IC’s (ISPSD), Sapporo, Japan, pp. 65-68 (2017)