1. (1) T. Komuro, J. Rivoir. K. Shimizu, M. Kono, and H. Kobayashi : “ADC Architecture Using Time-to-Digital Converter”, IEICE Trans., Vol. J90-C, No. 2, pp. 125-133 (2007)
2. (2) T. Chujo, J. Wang, D. Hirabayashi, C. Li, Y. Kobayashi, K. Katoh, H. Kobayashi, M. Tsuji, and K. Sato : “FPGA Evaluation of Flash-type TDC With Histogram Method for Linearity Self-Calibration”, Advanced Micro-Device Engineering VI, Key Engineering Materials (2016)
3. (3) Y. Arai and T. Baba : “A CMOS Time to Digital Converter VLSI for High-Energy Physics”, IEEE Symposium on VLSI Circuits (1988)
4. (4) C. Li and H. Kobayashi : “A Gray Code Based Time-to-Digital Converter Architecture and its FPGA Implementation”, IEEE International Symposium on Radio-Frequency Integration Technology, Sendai, Japan (2015)
5. (5) C. Li, K. Katoh, H. Kobayashi, J. Wang, S. Wu, and S. N. Mohyar : “Time-to-Digital Converter Architecture with Residue Arithmetic and its FPGA Implementation”, International SoC Design Conference, Jeju, Korea (2014)