1. (1) K. Takahashi, H. Terao, Y. Tomita, Y. Yamaji, M. Hoshino, T. Sato, T. Morifuji, M. Sunohara, and M. Bonkohara : “Current status of research and development for three-dimensional chip stack technology”, Jpn. J. Appl. Phys., Vol. 40, pp. 3032-3037 (2001)
2. (2) T. Ohba, N. Maeda, H. Kitada, K. Fujimoto, K. Suzuki, T. Nakamura, A. Kawai, and K. Arai : “Thinned wafer multi-stack 3DI technology”, Microelectron. Eng., Vol. 87, pp. 485-490 (2010)
3. (3) K. P. Stuby : “Hourglass-shaped conductive connection through semiconductor structures”, USP3,648,131 (1972)
4. (7) Y. Civale, K. Croes, Y. Miyamori, D. Velenis, A. Redolfi, S. Thangaraju, A. V. Ammel, V. Cherman, G. V. Der Plas, A. Crockburn, V. Gravey, N. Kumar, Z. Cao, Y. Travaly, Z. Tőkei, E. Beyne, and B. Swinnen : “On The Thermal Stability of Physically-vapor-deposited Diffusion Barrier in 3D Through- Silicon Vias During IC Processing”, Microelectronic Engineering, Vol. 106, pp. 155-159 (2013)
5. (8) G. Druais, G. Dilliway, P. Fischer, E. Guidotti, O. Lűhn, A. Radisic, and S. Zahraoui : “High aspect ratio via metallization for 3D integration using CVD TiN barrier and electrografted Cu seed”, Microelectron. Eng., Vol. 85, pp. 1957-1961 (2008)