Author:
Soudais Guillaume,Graba Tarik,Mathieu Yves,Bigo Sebastien
Abstract
We compensate jitter between any two unsynchronized endpoints by tracking their clocks and re-creating flows by retiming packets. After implementation over FPGA, we achieve ~10ms synchronization setup time with no more than 70ns jitter.