Author:
Ikeda Kanami,Watanabe Eriko
Abstract
In data recognition systems with large capacity databases, it is very important to improve the speed of the identification process. Recently, a system with dedicated hardware based on field-programmable gate array was proposed for speeding up this operation [1], and there is a high expectation for further high-speed verification.