Author:
Chen Tien-Fu,Hwang Yi-Min
Subject
Artificial Intelligence,Computer Networks and Communications,Hardware and Architecture,Software
Reference19 articles.
1. A. Agarwal, S.D. Pudar, Column-associative caches: a technique for reducing the miss rate of direct-mapped caches, Proceedings of the 20th Annual International Symposium on Computer Architecture, 1993, pp. 179–190.
2. Multi-level cache hierarchies: organizations, protocols and performance;Baer;Journal of Parallel and Distributed Computing,1989
3. B. Calder, D. Grunwald, Next cache line and set prediction, Proceedings of the 22nd Annual International Symposium on Computer Architecture, June 1995, pp. 287–296.
4. T.-F. Chen, Multi-level exclusive caches for on-chip multiprocessors, Technical Report, National Chung Cheng University, June 1998.
5. Cache performance of the spec92 benchmark suite;Gee;IEEE Micro,1993