1. Memory interfacing and instruction specification for reconfigurable processors;Jacob;ACM Conf. FPGAs,1999
2. RH: a versatile family of reduced hypercube interconnection networks;Ziavras;IEEE Trans. Paral. Dist. Syst.,1994
3. Widening resources: a cost-effective technique for aggressive ILP architectures;Lopez;MICRO'98,1998
4. A preliminary architecture for a basic data-flow processor;Dennis;Int. Symp. Comput. Arch.,1975
5. Monsoon: an explicit token-store architecture;Papadopoulos;Int. Symp. Comput. Arch.,1990