1. Agusta, B., Bardell, P., and Castricci, P., Sixteen-bit monolithic memory chip. IEEE Intern. Electron. Develop. Conf., Washington, D.C., 1965. IEEE, New York.
2. On finding a nearly minimal set of fault detection tests for combinational logic nets;Armstrong;IEEE Trans. Electron. Computers,1966
3. System architecture for large scale integration;Beelitz,1967
4. Design of monolithic circuit chips;Bilous;IBM J. Res. Develop.,1966
5. Bloch, K., The engineering design of the stretch computer. Proc. Eastern Joint Computer Conf., Boston 1959, pp. 48–58.