Optimizing matrix multiplication for a short-vector SIMD architecture – CELL processor-Reference-Cited by-同舟云学术

Optimizing matrix multiplication for a short-vector SIMD architecture – CELL processor

Published:2009-03 Issue:3 Volume:35 Page:138-150
ISSN:0167-8191
Container-title:Parallel Computing
language:en
Short-container-title:Parallel Computing

Author:

Kurzak Jakub,Alvaro Wesley,Dongarra Jack

Publisher

Elsevier BV

Subject

Artificial Intelligence,Computer Graphics and Computer-Aided Design,Computer Networks and Communications,Hardware and Architecture,Theoretical Computer Science,Software

Reference49 articles.

1. IBM Corporation, Cell BE Programming Tutorial, November 2007.

2. IBM Corporation, Cell Broadband Engine Programming Handbook, Version 1.1, April 2007.

3. Design challenges of technology scaling;Borkar;IEEE Micro,1999

4. Industry trends: chip makers turn to multicore processors;Geer;Computer,2005

5. H. Sutter, The free lunch is over: a fundamental turn toward concurrency in software, Dr. Dobb’s J. 30(3).

Cited by 36 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Computationally Efficient DNN Mapping Search Heuristic using Deep Reinforcement Learning;ACM Transactions on Embedded Computing Systems;2023-09-09

2. Density-optimized intersection-free mapping and matrix multiplication for join-project operations;Proceedings of the VLDB Endowment;2022-06

3. Matrix multiplication by neuromorphic computing;Neurocomputing;2021-03

4. Optimizing Tensor Contractions for Embedded Devices with Racetrack and DRAM Memories;ACM Transactions on Embedded Computing Systems;2020-11-30

5. A Highly Efficient SGEMM Implementation using DMA on the Intel/Movidius Myriad-2;2020 IEEE 32nd International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD);2020-09