1. Radulović, M., PhD thesis, A Proposal of Support for Thread-Level Speculation in CMPs, School of Electrical Engineering, University of Belgrade, Serbia, Submitted in November 2014, defended on 20th of March 2015.
2. Chip multiprocessor architecture: techniques to improve throughput and latency;Olukotun,2007
3. D.W. Wall, Limits of Instruction-Level Parallelism, Digital Western Research laboratory, WRL Research Report 93/6, November 1993.
4. Cramming more components onto integrated circuits;Moore;Electronics,1965
5. The International Technology Roadmap for Semiconductors 2.0: 2015, http://www.itrs2.net/, (accessed 15.05.2016).