Author:
Dalkilic M.E.,Pitchumani V.
Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Reference33 articles.
1. D.D. Gajski et al., High-Level Synthesis: Introduction to Chip and System Design, Kluwer Academic Publishers, Dordrecht, 1992.
2. P.G. Paulin, High-level synthesis of digital circuits using global scheduling and binding algorithms, Ph.D. Thesis, Carleton University, 1988.
3. C.H. Gebotys, M.I. Elmasry, Simultaneous scheduling and allocation for cost constrained optimal architectural synthesis, Proceedings of 28th Design Automation Conference, 1991, pp. 2–7.
4. Applying simulated evolution to high level synthesis;Ly;IEEE Trans. Computer-Aided Des.,1993
5. G. Krishnamoorthy, J.A. Nestor, Data path allocation using an extended binding model, Proceedings of 29th Design Automation Conference, 1992, pp. 279–284.