1. Multiple word/bit line redundancy for semiconductor memories;Schuster;IEEE J. Solid-State Circuits,1978
2. A review of fault-tolerant techniques for the enhancement of integrated circuit yield;Moore,1986
3. A fault-tolerant 64K dynamic random access memory;Cenker;IEEE Trans. Electron Devices,1979
4. A 70ns high density CMOS dRAM;Chwang,1983
5. A 70ns high density CMOS dRAM;Chwang,1983