1. On finding a nearly minimal set of fault detection tests for combinational logic nets;Armstrong;IEEE Transactions on Computers,1966
2. Boolean satisfiability and equivalence checking using general binary decision diagrams;Ashar,1991
3. Gate-delay-fault testability properties of multiplexor-Based Networks;Ashar,1991
4. Efficient implementation of a BDD package;Brace,1990
5. MIS: a multiple-level logic optimization system;Brayton;IEEE Transactions on Computer-Aided Design,1987