1. A. Veloso et al., In: IEE International Electron Devices Meeting, IEDM 2009, pp.301–304.
2. Challenges in using optical lithography for the building of a 22nm node 6T-SRAM cell
3. V. Basker et al., In: IEEE Symposium on VLSI Technology, VCSIT 2010, pp.19–20.
4. H. Kawasaki et al., In: IEE International Electron Devices Meeting, IEDM 2008, pp.237–240.
5. N. Horiguchi et al., In: IEEE Symposium on VLSI Technology, VCSIT 2010, pp.23–24.