Author:
Gilmartin Stephen F.,Arshak Khalil,Bain Dave,Lane William A.,McCarthy Brendan,Collins Damian,Newcomb Simon B.,Arshak Arousian
Subject
Electrical and Electronic Engineering,Surfaces, Coatings and Films,Condensed Matter Physics,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials
Reference21 articles.
1. Development of a TiW plasma etch process using a mixture experiment and response surface optimization
2. P. Manos, et al., A submicron triple-level-metal gate array process utilizing tungsten for first level interconnect, in: Proc. Sixth International IEEE VLSI Multilevel Interconnection Conference, 1989, pp. 40–46.
3. K.C. Brown, J. Coniff, R. Barber, R.A.R.R. Rossen, Development and production integration of a submicron tungsten interconnect process, in: Proc. VLSI Multilevel Interconnection Conference, 1991, pp. 308–311.
4. A low damage RIE process for the fabrication of compound semiconductor based transistors with sub-100nm tungsten gates
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献