Ultra-dense silicon nanowires: A technology, transport and interfaces challenges insight (invited)-Reference-Cited by-同舟云学术

Ultra-dense silicon nanowires: A technology, transport and interfaces challenges insight (invited)

Published:2011-07 Issue:7 Volume:88 Page:1198-1202
ISSN:0167-9317
Container-title:Microelectronic Engineering
language:en
Short-container-title:Microelectronic Engineering

Author:

Ernst T.,Barraud S.,Tachi K.,Vizioz C.,Magis T.,Brianceau P.,Hubert A.,Vulliet N.,Hartmann J.-M.,Cassé M.

Publisher

Elsevier BV

Subject

Electrical and Electronic Engineering,Surfaces, Coatings and Films,Condensed Matter Physics,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials

Reference44 articles.

1. Multiple-gate SOI MOSFETs: device design guidelines

2. S. Bangsaruntip, G.M. Cohen, A. Majumdar, Y. Zhang, S.U. Engelmann, N. Fuller, L.M. Gignac, S. Mittal, J.S. Newbury, M. Guillorn, T. Barwicz, L. Sekaric, M.M. Frank, J.W. Sleight, in: Electron Devices Meeting (IEDM), 2009, pp. 297–300.

3. G. Bidal, F. Boeuf, S. Denorme, N. Loubet, J.L. Huguenin, P. Perreau, D. Fleury, F. Leverd, S. Lagrasta, S. Barnola, T. Salvetat, B. Orlando, R. Beneyton, L. Clement, R. Pantel, S. Monfray, G. Ghibaudo, T. Skotnicki, in: Symposium on VLSI Technology, 2009, pp. 240–241.

4. T. Ernst, C. Dupré, C. Isheden, E. Bernard, R. Ritzenthaler, V. Maffini-Alvaro, J.C. Barbé, F. De Crecy, A. Toffoli, C. Vizioz, S. Borel, F. Andrieu, V. Delaye, D. Lafond, G. Rabille, J.M. Hartmann, M. Rivoire, B. Guillaumot, A. Suhm, P. Rivallin, O. Faynot, G. Ghibaudo, S. Deleonibus, in: Electron Devices Meeting (IEDM), 2006, pp. 997–1000.

5. T. Ernst, L. Duraffourg, C. Dupré, E. Bernard, P. Andreucci, S. Bécu, E. Ollier, A. Hubert, C. Halté, J. Buckley, O. Thomas, G. Delapierre, S. Deleonibus, B. de Salvo, P. Robert, O. Faynot, in: Electron Devices Meeting (IEDM), 2008, pp. 745–748.

Cited by 5 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Unprecedented Uniform 3D Growth Integration of 10-Layer Stacked Si Nanowires on Tightly Confined Sidewall Grooves;Nano Letters;2020-09-24

2. HCl + GeH4 etching for the low temperature cyclic deposition/etch of Si, Si:P, tensile-Si:P and SiGe(:B);Semiconductor Science and Technology;2019-11-29

3. New 3-D CMOS Fabric With Stacked Horizontal Nanowires;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2019-09

4. Integration of SiC-1D nanostructures into nano-field effect transistors;Materials Science in Semiconductor Processing;2015-01

5. Silicon carbide based one-dimensional nanostructure growth: towards electronics and biology perspectives;Journal of Physics D: Applied Physics;2014-05-02