Author:
Etherton M.,Qu N.,Willemen J.,Wilkening W.,Mettler S.,Dissegna M.,Stella R.,Zullino L.,Andreini A.,Gieser H.,Wolf H.,Fichtner W.
Subject
Electrical and Electronic Engineering,Surfaces, Coatings and Films,Safety, Risk, Reliability and Quality,Condensed Matter Physics,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials
Reference18 articles.
1. Gieser HA, Egger P. Influence of tester parasitics on charged device model-failure thresholds. In: Proc EOS/ESD symp 1994. p. 69–84.
2. Advanced CMOS protection device trigger mechanisms during CDM;Duvvury;IEEE Trans Compon Pack Manufac Technol—Part C,1996
3. Ramaswamy S, Li E, Rosenbaum E, Kang S-M. Circuit-level simulation of CDM-ESD and EOS in submicron MOS devices. In: Proc EOS/ESD symp 1996. p. 316–21.
4. Grounded-gate nMOS transistor behavior under CDM ESD stress conditions;Verhage;IEEE Trans Electron Dev,1997
5. Beebe SG. Simulation of complete CMOS I/O circuit response to CDM stress. In: Proc EOS/ESD symp 1998. p. 259–70.