1. “Cramming More Components onto Integrated Circuits, Reprinted from Electronics, Volume 38, Number 8, April 19, 1965, pp.114 Ff.” IEEE Solid-State Circuits Newsletter;Moore,2006
2. “Low-Energy Proton-Induced Single-Event-Upsets in 65nm Node, Silicon-on-Insulator, Latches and Memory Cells.” IEEE Transactions on Nuclear Science;Rodbell,2007
3. “Muon-Induced Single Event Upsets in Deep-Submicron Technology.” IEEE Transactions on Nuclear Science;Sierawski,2010
4. “Multiple Cell Upsets as the Key Contribution to the Total SER of 65nm CMOS SRAMs and Its Dependence on Well Engineering.” IEEE Transactions on Nuclear Science;Gasiot,2007
5. “On the Correlation between Static Noise Margin and Soft Error Rate Evaluated for a 40nm SRAM Cell.” 2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS);Vatajelu,2013