1. 45nm transistor reliability;Hicks;Intel Technol. J.,2008
2. A 45nm logic technology with high-κ+metal gate transistors, strained silicon, 9 Cu interconnect layers, 193nm dry patterning, and 100% Pb-free packaging;Mistry,2007
3. A cost effective 32nm high-κ/metal gate CMOS technology for low power applications with single-metal/gate-first process;Chen,2008
4. Reliability challenges for CMOS technology qualifications with hafnium oxide/titanium nitride gate stacks;Kerber;IEEE Trans. Device Mater. Reliab.,2009
5. International Technology Roadmap for Semiconductors,2009