1. Lee SG et al. A Mechanism of stress-induced metal void in narrow aluminum-based metallization with the HDP CVD oxide dielectric. In: IEEE international conference; 1999. p. 149–51.
2. Compressed bit fail maps for memory fail pattern classification;Vollrath;J Electron: Theory Appli,2001
3. Van de Goor AJ. Industrial evaluation of DRAM SIMM tests. In: proceedings of international test conference (ITC 00), IEEE Press, Piscataway NJ ; 2000. p. 426–35.
4. Fail pattern classification and analysis system of memory fail bit maps;Nakamae;Model Simul Microsc,2001
5. Sugimoto M, Hamada T. Application of a bitmap analysis system to the forefront of DRAM devices development. In: Proceedings IEEE/SIMI advanced semiconductor manufacturing conference (ASMC), IEEE Press, Piscataway, NJ; 1997. p. 222–27.