1. Perdu P, Desplats R, Beaudoin F. In: Comparative study of sample preparation techniques for backside analysis. ISTFA 2000. Proceedings; 2000.
2. Scott D, O’Donnell E, Malik T, Jain R. Global die ultra thin silicon for backside diagnostics and circuit edit. In: ISTFA 2009. Proceedings; 2009.
3. Mulholland MM, Wadell RP. A method of stress reduction during silicon thinning. In: ISTFA 2011. Proceedings; 2011.
4. Colvin J, Patel H, Hazeldine T. Stress reduction during silicon thinning using thermal relaxation and 3D curvature correction techniques. In: ISTFA 2012. Proceedings; 2012.