1. Teixeira Franco D, Naviner J-F, L.A.d.B. N. Yield and reliability issues in nanoelectronics technologies. In: Annals of telecommunications, December 2006. p. 1247–82.
2. Jain R, Mukherjee A, Paul K. Defect-aware design paradigm for reconfigurable architectures. In: IEEE computer society annual symposium on emerging VLSI technologies and architectures, 2006, vol. 00; 2006. p. 6.
3. Goel H, Dance D. Yield enhancement challenges for 90nm and beyond. In: Advanced semiconductor manufacturing conference and workshop, 2003 IEEEI/SEMI; 2003.
4. Lu X, Su X, Zeng J, Wang H. A single FPGA embedded framework for secondary user in cognitive network. In: 12th IEEE international conference on communication technology (ICCT), 2010; 2010. p. 881–4.
5. Design of an FPGA-based electronic flow regulator (EFR) for spacecraft propulsion system;Manikandan;Adv Space Res,2011