1. System reliability analysis of an embedded hardware/software system using fault trees;Kaufman;Proc of Ann Reliability and Maintainability Symp,1999
2. SEU mitigation techniques for Virtex FPGAs in space applications;Carmichael;Proc of the military and aerospace applications of programmable logic devices,1999
3. SEU mitigation for half-latches in Xilinx Virtex FPGAs;Graham;IEEE Trans Nucl Sci,2003
4. Neutron single event upsets in SRAM-based FPGAs;Ohlsson;Proc IEEE Nucl Sci,1998
5. Designing fault tolerant systems into SRAM-based FPGAs;Lima;Des Autom Conf,2003