1. Transmission line pulsing techniques for circuit modeling of ESD phenomena;Maloney,1985
2. Standard for electrostatic discharge sensitivity testing – human body model component level, ANSI/ANSI/ESDA/JEDEC JS-001-2010,2010
3. ESD characterization of grounded-gate NMOS with 0.35μm/18V technology employing transmission line pulser (TLP) test;Jeon,2002
4. Multi-finger Turn-on Circuits and Design techniques for Enhanced ESD Performance and Width-scaling, to be Published at EOS/ESD;Mergens,2001
5. LDMOS ruggedness reliability;Theeuwen;Microw. J.,2009