1. Towards a Design Flow for Reversible Logic;Wille,2010
2. Hierarchical reversible logic synthesis using luts;Soeken,2017
3. Reversible logic circuit synthesis and optimization using adaptive genetic algorithm;Sasamal;Proc. Comput. Sci.,2015
4. A fault detection scheme for reversible circuits using -ve control k-cnot based circuit;Handique,2020
5. M. Perkowski, L. Jozwiak, P. Kerntopf, A. Mishchenko, A. Al-Rabadi, A. Coppola, A. Buller, X. Song, M. Khan, S. Yanushkevich, V. Smerko, M. Chrzanowska-jeske, A general decomposition for reversible logic, Proc. RM (01 2001).