1. Analysis of failure mechanism on gate-silicided and gate-non-silicided, drain/source silicide-blocked ESD NMOSFETs in a 65nm bulk CMOS technology;Li,2006
2. Correlating drain junction scaling, salicide thickness, and lateral NPN behavior, with the ESD/EOS performance of a 0.25 µm CMOS process;Amerasekera,1996
3. ESD scalability of LDMOS devices for self-protected output drivers;Xu,2005
4. Improving the ESD self-protection capability of integrated power NLDMOS arrays;Vashchenko,2010
5. Layout arrangement concern for lateral DMOS with large geometric array used as output device;Sun;IEEE Trans. Device Mater. Reliab.,2017