1. CMOS technology – year 2010 and beyond;Iwai;IEEE J Solid-State Circ,1999
2. Mistry M, et al. A 45nm logic technology with high-k + metal gate transistors, strained silicon, 9 Cu interconnect Layers, 193nm dry pattering, and 100% Pb-free packaging. In: Technical digest international electron devices; 2007: p. 247–50.
3. 0.6nm-EOT high-k gate stacks with HfSiOx interfacial layer grown by solid-phase reaction between HfO2 and Si substrate;Ogawa;Microelectron Eng,2007
4. Takahashi M, Ogawa A, Hirano A, Kamimuta Y, Watanabe Y, Iwamoto K, Migita S, Yasuda N, Ota H, Nabatame T, Toriumi A. Gate-first processed. In: Technical digest international electron devices meeting; 2007. p. 523–6.
5. Huang J, Heh D, Sivasubramani P, Kirsch PD, Bersuker G, Gilmer DC, et al. Gate First High-k/Metal. In: Technical digest VLSI symposium technology; 2009. p. 34–5.