1. “Critical Path Tracing: An Alternative to Fault Simulation”;Abramovici;IEEE Design Test,1984
2. “SMART and FAST: Test Generation for VLSI Scan-Design Circuits”;Abramovici;IEEE Design Test,1986
3. “Fault Modeling in VLSI”;Abraham,1986
4. “Three-Dimensional IC Trends”;Akasaka;Proc. IEEE,1986
5. “Routing”;Akers,1972