1. Implementation and analysis of a new selection strategy for adaptive routing in networks-on-chip;Ascia;IEEE Trans. Comput.,2008
2. Design tradeoffs for tiled CMP on-chip networks;Balfour,2006
3. TILE64 processor: a 64-core SoC with mesh interconnect;Bell,2008
4. The PARSEC benchmark suite: characterization and architectural implications;Bienia,2008
5. An analysis of Linux scalability to many cores;Boyd-Wickizer,2010