1. IEEE, New York. IEEE Standard for SystemVerilog - Unified Hardware Design, Specification, and Verification Language, 2013. (IEEE Standard 1800-2012).
2. SystemVerilog for Verification;Spear,2010
3. Writing Testbenches, functional verification of HDL Models;Bergeron,2000
4. Writing Testbenches using SystemVerilog;Bergeron,2006
5. Formal Verification of Sequential Hardware: A Tutorial;McFarland;IEEE Transactions on Computer-Aided Design,1993