1. Physical Versus Logical Fault Models MOS LSI Circuits: Impact on Their Testability
2. J. M. Acken, Proc. 20th Des. Autom. Conf., Miami Beach, Florida, 20th, 717–718 (1983).
3. K-W. Chiang and Z. G. Vranesic, Proc. Des. Autom. Conf., 20th, Miami Beach, Florida, 50–56 (1983).
4. C. Timoc, M. Buehler, T. Griswold, C. Pina, F. Stott, and L. Hess, Int. Test Conf. Dig. Pap., Philadelphia, 546–553 (1983).
5. “Diagnosis and Reliable Design of Digital Systems,”;Breuer,1976