1. “Check sum methods for test data compression”;Hayes;J. Design Automation and Fault Tolerant Computing,1976
2. “Transition count testing of combinational logic circuits”;Hayes;IEEE Trans. Computers,1976
3. “Data compression in logic testing an extension of transition counts”;Seth;J. Design Automation and Fault Tolerant Computing,1977
4. Fujiwara, H., and Kinoshita, K. (1978), “Testing logic circuits with compressed data”, Proc. 8th Intl. Symp. Fault Tolerant Computing, pp. 108–113.
5. “A practical approach to fault detection in combinational networks”;Tzidon;IEEE Trans. Computers,1978