1. The software radio architecture;Mitola;IEEE Communications Magazine,1995
2. H. Shibata et al., A DC to 1GHz tunable ΔΣ ADC achieving DR=74dB, BW=150MHz and f0=450MHz using P=550mW, in International Solid-State Circuits Conference Digest of Technical Papers, pp. 150–152, February 2012.
3. A 2.4GHz low-power sixth-order RF bandpass ΔΣ converter in CMOS;Ryckaert;IEEE Journal of Solid-State Circuits,2009
4. A low-noise 40-GS/s continuous-time bandpass ΔΣ ADC centered at 2GHz for direct sampling receivers;Chalvatzis;IEEE Journal of Solid-State Circuits,2007
5. L. Luh et al., A 4GHz 4th-order passive LC bandpass delta-sigma modulator with IF at 1.4GHz, in Symposium on VLSI Circuits Digest of Technical Papers, vol. 5, pp. 168–169, February 2006.