Author:
Lacord J.,Tcheme Wakam F.,Chalupa Z.,Hartmann J.-M.,Besson P.,Loup V.,Vizioz C.,Brevard L.,Aussenac F.,Mescot X.,Lee K.,Bawedin M.
Subject
Materials Chemistry,Electrical and Electronic Engineering,Condensed Matter Physics,Electronic, Optical and Magnetic Materials
Reference8 articles.
1. A capacitorless DRAM cell on SOI substrate;Wann,1993
2. Floating-Body SOI Memory: The scaling tournament;Bawedin,2011
3. Experimental Demonstration of Capacitorless A2RAM Cells on Silicon-on-Insulator;Rodriguez;IEEE Electron Dev Lett,2012
4. Performance Improvement of One-Transistor DRAM by Band Engineering;Pal;IEEE Electron Dev Lett,2012
5. Scaling of Ω-gate SOI nanowire N- and P-FET down to 10nm gate length: Size- and orientation-dependent strain effects;Barraud,2013