1. Okhonin S, Nagoga M, Sallese JM, Fazan P. A capacitor-less SOI 1T-DRAM concept. In: Proc. IEEE int. SOI conf.; 2001; p. 153–4.
2. Ohsawa T, Fujita K, Higashi T, Iwata Y, Kajiyama T, Asao Y, et al. Memory design using one-transistor gain cell on SOI. In: Proc. IEEE international solid-state circuits conference; 2002; p. 152–3.
3. Inoh K, Shino T, Yamada H, Nakajima H, Minami Y, Yamada T, et al. FBC (floating body cell) for embedded DRAM on SOI. In: VLSI symp. tech. dig.; 2003; p. 63–4.
4. Villaret A, Ranica R, Mazoyer P, Candelier P, Jacquet F, Cristoloveanu S, et al. Triple-well nMOSFET evaluated as a capacitor-less DRAM cell for nanoscale low-cost & high density applications. In: Proc. VLSI nanoworkshop; 2003. p. 40–1.
5. Yoshida E, Tanaka T. A design of a capacitorless 1T-DRAM cell using gate-induced drain leakage (GIDL) current for low-power and high-speed embedded memory. In: IEDM tech. dig.; 2003. p. 913–6.