1. “High Reliability Solution of 2.5D Package Technologies,”;Lin,2021
2. “A study of Through-Silicon-Via impact on the 3D stacked IC layout,”;Kim,2009
3. “Direct Probing on Large-Array Fine-Pitch Micro-Bumps of a Wide-I/O Logic-Memory Interface,”;Marinissen,2015
4. All-silicon microdisplay using efficient hot-Carrier electroluminescence in Standard 0.18μm CMOS technology;Kejun;IEEE Electron Device Lett,2021
5. “Reliability Characterization of HBM featuring HK+MG Logic Chip with Multi-stacked DRAMs,”;Ha,2023