1. The incredible shrinking transistor;Taur;IEEE Spectrum,1999
2. Gate oxide leakage current analysis and reduction for VLSI circuits;Lee;IEEE Trans Very Large Scale Integ (VLSI) Syst,2004
3. CMOS design near the limit of scaling;Taur;IBM J Res Develop,2002
4. Yu B, Wang H, Riccobene C, Xiang Q, Lin MR. Limits of gate oxide scaling in nano-transistors. In: Proc Symp VLSI Technology; 2000 p. 90.
5. Thompson S, Packan P, Ghani T, Stettler M, Alavi M, Post I, et al. Source–drain extension scaling for 0.1μm and below channel length MOSFET’s. Dig Symp VLSI Technol, 1998. p. 132.