Author:
Irrera F.,Puzzilli G.,Ricci L.,Russo F.,Stirpe F.
Subject
Materials Chemistry,Electrical and Electronic Engineering,Condensed Matter Physics,Electronic, Optical and Magnetic Materials
Reference14 articles.
1. A highly manufacturable trench isolation process for deep submicron DRAM’s;Fazan;IEDM Tech Dig,1993
2. Roh BH, Yoon V, Choi DU, Kim MJ, Ha DW, Kim KN, et al. Shallow trench isolation for enhancement of data retention times in giga-bit DRAM. In: SSDM’96 Tech Dig. p. 830–2.
3. Characteristics of CMOS device isolation for the ULSI age;Bryant;IEDM Tech Dig,1994
4. Anomalous junction leakage current induced by STI dislocations and its impact on dynamic random access memory devices;Ha;IEEE Trans Electron Dev,1999
5. High reliability trench isolation technology with elevated field oxide structure for sub-quarter micron CMOS devices;Ukeda;Ext Abstr Solid State Dev Mater,1996